


## Yoshiyuki TESHIROGI et al. "Video Data Transfer Method, Display Control Circuit, and Liquid Crystal Display Device" Q76534-----Filed July 16, 2003




\* INVERSION SIGNAL (S0) IS INVERSION SIGNAL FOR ODD BIT, AND INVERSION SIGNAL (S1) IS INVERSION SIGNAL FOR EVEN BIT. \* POINTS (a) TO (f) ARE OBSERVATION POINT OF TIMING CHART OF FIG.2. \* EACH F/F HAS CLOCK AND RESET TERMINAL IN THIS EXAMPLE, INPUT VIDEO DATA HAS 24 BITS (EACH OF R, G, AND B HAS 8 BITS)

FIG. 3

		TIME	
ODD	R <sub>7</sub> R <sub>5</sub> R <sub>3</sub> R <sub>1</sub> G <sub>7</sub>	0 1 1 1 0 1 0 0 0 1 1 0 0 1 0 1 0 0 1 1 1 1	· · · · · · · · · · · · · · · · · · ·
ВІТ	G <sub>3</sub> G <sub>1</sub> B <sub>7</sub> B <sub>5</sub> B <sub>3</sub> B <sub>1</sub>	0       1       0       0       1       1       1       1       0       0         0       0       1       1       1       1       1       1       1       1       0       0       0       1       0       1       0       1       0       1       0       1       0       1	
EVEN BIT	R <sub>4</sub> R <sub>2</sub> G <sub>6</sub> G <sub>4</sub> G <sub>0</sub> B <sub>6</sub> B <sub>4</sub> B <sub>2</sub> B <sub>0</sub>	0       1       1       0       1       0       0       1       1       1       0       1         0       0       0       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       0       0       0       1       1       0       0       0       1       1       0       0       0       1       1       0	
	(a) (b) (c)		
	(d) (e) (f)		
(g) (OUTPUT ODD BIT)	R <sub>7</sub> R <sub>5</sub> R <sub>3</sub> R <sub>1</sub> G <sub>7</sub> G <sub>3</sub> G <sub>1</sub> B <sub>7</sub> B <sub>5</sub> B <sub>3</sub>	0         0         1         0         0         0         0         0         0         1         1         0         1         1         0         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0	

Yoshiyuki TESHIROGI et al.
"Video Data Transfer Method, Display Control
Circuit, and Liquid Crystal Display Device"
Q76534----Filed July 16, 2003



## Yoshiyuki TESHIROGI et al. "Video Data Transfer Method, Display Control Circuit, and Liquid Crystal Display Device" O76534----Filed July 16, 2003






FIG. 6

		_		<u>.</u>			<b>→</b>	7	IME									
ODD BIT A	R <sub>7</sub> R <sub>3</sub> G <sub>7</sub> G <sub>3</sub> B <sub>7</sub> B <sub>3</sub>	0 0 0 0 0	1 1 0 1 0 0	1 0 1 0 0	1 1 1 0 1	0 0 0 1 0	1 1 1 1 1	0 1 1 0 1	0 0 1 0 1 0	0 0 1 0 0	1 0 0 1 0	1 1 0 1 0	0 1 1 1 1 0	0 1 1 1 1	1 1 0 1 1	0 1 1 0 1	1 1 0 0 1	
EVEN BIT A	R <sub>6</sub> R <sub>2</sub> G <sub>6</sub> G <sub>2</sub> B <sub>6</sub> B <sub>2</sub>	0 0 0 0 0	1 0 0 1 1	0 0 1 0 1	0 1 0 0 1	0 0 1 0 1	1 1 1 1 1	1 0 1 1 0	0 1 0 0 1 1	0 1 0 0 0	1 0 0 0 0	1 0 1 1 0	0 1 1 1 1	0 1 1 1 1	0 1 1 0 0	1 0 0 0 0	0 1 1 1 0	
ODD BIT B	$R_5$ $R_1$ $G_5$ $G_1$ $B_5$	0 0 0 0 0	0 0 0 0 1	1 1 1 1 1 0	1 0 0 1 1	1 1 0 1 0	1 1 1 1 1	1 0 1 1 1	1 0 0 1 0	0 0 0 1 0	1 0 0 1 0	0 1 1 0 1	0 1 1 0 1	1 1 0 0 1	1 1 1 1 0	0 1 0 0 0	1 0 0 1 0	
EVEN BIT B	R <sub>4</sub> R <sub>0</sub> G <sub>4</sub> G <sub>0</sub> B <sub>4</sub> B <sub>0</sub>	0 0 0 0 0	1 0 1 0 0	1 0 1 0	0 0 0 1 0	1 1 1 1 1 0	1 1 1 1 1 1	0 1 0 0 1 1	1 0 1 0 0	0 0 0 1 0	0 0 1 1 0	1 0 1 0 0	1 1 0 0 1	1 1 0 0 1	1 0 1 0 1	0 1 1 0 1 0	1 0 0 1 1 0	
	(a) (b) (c) (d) (e) (f) (g) (h) (i) (j) (k)												\					=
(m) (OUTPUT ODD BIT A)	R <sub>7</sub> R <sub>3</sub> G <sub>7</sub> G <sub>3</sub> B <sub>7</sub> B <sub>3</sub>	0 0 0 0 0	0 0 0 0 0 0	0 0 1 0 1 1	0 1 0 1 1 0	0 0 0 1 0 0	1 1 1 0 1	0 0 0 0 0	1 0 0 1 0	1 1 0 1 0	1 1 0 1 1	0 1 1 0 1 0	0 0 1 0 1	0 1 1 1 1 0	0 1 1 1 1	0 0 1 0 0	1 0 0 1 0	

7 / 12







LIQUID CRYSTAL DISPLAY DEVICE

Yoshiyuki TESHIROGI et al. ''Video Data Transfer Method, Display Control Circuit, and Liquid Crystal Display Device" Q76534----Filed July 16, 2003






Yoshiyuki TESHIROGI et al.
"Video Data Transfer Method, Display Control
Circuit, and Liquid Crystal Display Device"
Q76534----Filed July 16, 2003



SIX DATA BUSES OUT OF 24 ARE SWITCHED.



Yoshiyuki TESHIROGI et al.
"Video Data Transfer Method, Display Control
Circuit, and Liquid Crystal Display Device"
Q76534----Filed July 16, 2003

